


1/25

Fig.1


ANALOG INPUT

- COOLANT TEMPERATURE SENSOR
- INTAKE AIR TEMPERATURE SENSOR




2/25

Fig.2




~~3/25~~

三  
三  
正




4/25

Fig.4




5/25

Fig. 5



6/25

Fig.6



7/25

Fig. 7A






Fig. 7B




9/25

Fig.8A




10/25

Fig.8B



11/25

Fig.9



12/25

Fig.10A

|   | MOTHERBOARD   | CORE BOARD                          | FACILITY BOARD                 |
|---|---|-------------------------------------|--------------------------------|
| 1 | AN ENGINEER TURNS ON THE POWER SUPPLY OF THE SYSTEM.  | DITTO                               | THE POWER SUPPLY IS OFF.       |
| 2 | SOFTWARE IS DOWNLOADED FROM THE HOST COMPUTER, AND THE MOTHERBOARD IS ACTIVATED.  | DITTO<br>PCI INTERRUPTS ARE LOCKED. |                                |
| 3 | INITIAL VALUES TO WHICH PORTS ARE SET ARE DETERMINED. (※1)<br>(1) THE COMPARATOR IS SET TO AN IMMEDIATE OUTPUT MODE.<br>(2) THE PWM IS SET TO A 0% OUTPUT MODE.<br>(3) THE SIGNAL INIT1 IS DRIVEN LOW.<br>(4) THE MAIN ROUTINE IS SET TO STATE 1. |                                     |                                |
| 4 | ACTION OF STATE 1<br>(1) A WAIT STATE IS MAINTAINED UNTIL THE SWITCH IGSW IS TURNED ON.<br>(2) WHETHER THE SWITCH IGSW IS TURNED ON IS DETECTED.<br>(3) THE MAIN ROUTINE IS SET TO STATE 2.   |                                     | THE POWER SUPPLY IS TURNED ON. |
| 5 |   |                                     |                                |

13/25

Fig.10B

| ACTION OF STATE 2 |   | POWER-ON RESET TIME<br>(POWER IC)   |
|-------------------|---|---|
| 6                 | (1) THE CONTENTS OF A MEMORY ARE RESTORED<br>(WHEN THE BATTERY IS REMOVED.)<br>(2) DATA IS INITIALIZED<br>(3) DATA IN AN EEPROM IS RESTORED.<br>(3) THE MAIN ROUTINE IS SET TO STATE 3.             |   |
| 7                 | ACTION OF STATE 3<br>(1) A WAIT STATE FOR WAITING UNTIL A POWER<br>-ON RESET TIME ELAPSES IS MAINTAINED.  |   |
| 8                 | (2) THE POWER-ON RESET TIME ELAPSES.  | THE SIGNAL INIT2<br>IS DRIVEN HIGH.   |
| 9                 | (3) THE SIGNAL INIT1 IS DRIVEN HIGH.<br>(4) FACILITIES OTHER THAN THE COMMUNICATION<br>FACILITY ARE INITIALIZED.<br>(5) THE MAIN ROUTINE IS SET TO STATE 4.   | THE SIGNAL INIT1 IS DRIVEN<br>HIGH. BOTH THE SIGNALS<br>INIT1 AND INIT2 ARE HIGH.<br>THE RESET STATE IS CANCELED. |
| 10                | ACTION OF STATE 4<br>(1) A WAIT STATE IS MAINTAINED UNTIL THE<br>INITIALIZATION TIME REQUIRED FOR THE<br>FACILITY BOARD ELAPSES.  | INITIALIZATION  |
| 11                | (2) THE INITIALIZATION TIME REQUIRED<br>FOR THE FACILITY BOARD ELAPSES.<br>(3) COMMUNICATION OF INITIALIZATION DATA<br>TO THE FACILITY BOARD IS STARTED.<br>(4) THE MAIN ROUTINE IS SET TO STATE 5. | DMA<br>COMMUNICATION<br>→ THE MAIN PROCESS IS<br>DOWNLOADED.  |
| 12                |   |   |

14  
25

Fig.11A

|    | MOTHERBOARD  | CORE BOARD  | FACILITY BOARD   |
|----|--|---|--|
| 12 | ACTION OF STATE 5<br>(1) A WAIT STATE IS MAINTAINED UNTIL<br>COMMUNICATION OF INITIALIZATION DATA<br>TO THE FACILITY BOARD IS COMPLETED.<br><br>(2) SENSING COMPLETION<br>*IF A TIMEOUT OCCURS WITHOUT COMPLETION,<br>THE MAIN ROUTINE IS RETURNED TO STATE 4. |   | DATA IS RECEIVED,<br>AND TRANSMISSION<br>DATA IS PRODUCED.                 |
| 13 |  |   | THE TRANSMISSION<br>DATA IS<br>TRANSMITTED.                                |
| 14 | ACTION OF STATE 6<br>(1) INITIALIZATION IS COMPLETED.  |   |  |
| 15 |  | (2) A REQUEST FOR UNLOCKING PCI INTERRUPTS<br>IS ISSUED TO THE CORE BOARD.<br>(3) THE MAIN ROUTINE IS SET TO STATE 7. | ALL THE INTERRUPT<br>FLAGS ARE CLEARED.<br>PCI INTERRUPTS<br>ARE UNLOCKED. |


15/25

Fig.11B

|    |   |                                  |  |
|----|---|----------------------------------|--|
|    |   |                                  |  |
| 16 | ACTION OF STATE 7<br>(1) A WAIT STATE IS MAINTAINED<br>UNTIL THE SWITCH IGSW IS<br>TURNED OFF.  | PCI<br>INTERRUPT<br>HANDLING     | COMMUNICATION OF<br>A PCI INTERRUPT<br>REQUEST IS STARTED. |
| 17 | (2) IT IS DETECTED WHETHER THE<br>SWITCH IGSW IS TURNED OFF.<br>(3) THE MAIN ROUTINE IS SET<br>TO STATE 8.                              |                                  | THE POWER<br>SUPPLY IS<br>TURNED OFF.                      |
| 18 | ACTION OF STATE 8<br>(1) A REQUEST FOR LOCKING —<br>PCI INTERRUPTS IS ISSUED.   | PCI<br>INTERRUPTS<br>ARE LOCKED. |  |
| 19 | (2) THE DATA IN THE MEMORY AND EEPROM<br>IS PRESERVED.  |                                  | PCI INTERRUPTS<br>ARE DISABLED.                            |
| 20 | (3) THE PORTS ARE SET TO INITIAL VALUES.<br>SAME AS (※1)<br>(AFTER INITIALIZATION IS COMPLETED,<br>THE MAIN ROUTINE IS SET TO STATE 1.) |                                  |  |


16/25

Fig. 12A



17/25

Fig.12B



18%  
25

8

8

三

Fig.13A






Fig.13B



20/25

Fig.14



21/25

Fig.15

(a)

| ..... | CH5 | CH4 | CH3 | CH2 | CH1 | CHO |
|-------|-----|-----|-----|-----|-----|-----|
| ..... | 0   | 0   | 1   | 0   | 0   | 1   |


READ 1 AS PRESENCE OF AN INTERRUPT FACTOR,  
AND READ 0 AS ABSENCE OF AN INTERRUPT FACTOR.  
WRITE 1 TO CLEAR DATA, AND WRITE 0 TO PRESERVE DATA.

(b)

|                               |  |
|-------------------------------|--|
| CAPTURED VALUE ON CHANNEL CHO |  |
| CAPTURED VALUE ON CHANNEL CH1 |  |
| CAPTURED VALUE ON CHANNEL CH2 |  |
| CAPTURED VALUE ON CHANNEL CH3 |  |
| CAPTURED VALUE ON CHANNEL CH4 |  |
| CAPTURED VALUE ON CHANNEL CH5 |  |
| 32 BITS IN WIDTH              |  |


22/25

Fig.16




23/25

Fig.17



24/25

Fig. 18A



25/25

Fig.18B

